TY - JOUR
T1 - Copper-CNT Hybrid TSVs
T2 - Thermo-Mechanical Stresses and Reliability Analysis
AU - Ladani, Leila
N1 - Funding Information: The authors gratefully appreciate the support from National Science Foundation. This work was supported in part by the National Science Foundation (NSF) under Grant No. 1415165. Publisher Copyright: © 2015 World Scientific Publishing Company.
PY - 2015/9/1
Y1 - 2015/9/1
N2 - Through silicon vias (TSVs) play a critical role in today's microelectronic technology as they enable fabrication of three-dimensional integrated circuits. Traditionally, copper has been used to fill TSVs. However, copper is prone to electro-migration and as the size of TSVs become smaller, copper resistance increases significantly, thereby reducing its potential for TSV material at nanoscales. A proposed hybrid structure is presented here in which Carbon Nanotube (CNT) bundles are grown vertically inside TSVs and encased with copper. The CNT bundles assists with increasing the strength of the hybrid structure and is likely to enhance the reliability of the package. Thermo-mechanical stress analysis and reliability evaluations is conducted to determine the effect of CNT bundles on stress distribution in the package and their impact on reliability of other critical components such as solder bumps that are used to join the silicon layers. The finite element analysis shows that addition of CNT material to the structure, even in small volume ratios tend to redistribute the stress and refocus it to inside the CNT material rather than interfaces. Interface stresses in low strength material typically cause delamination and failure in the package. Redistribution of stress is likely to enhance the reliability of the TSVs. Additional reliability analysis of the solder joints, shows that CNT additions enhances the number of cycles to failure four times. It is hypothesized that addition of CNTs decreases the local CTE mismatch between the silicon layers and assists in reducing the stress in solder bumps. This hypothesis is proven using finite element simulations.
AB - Through silicon vias (TSVs) play a critical role in today's microelectronic technology as they enable fabrication of three-dimensional integrated circuits. Traditionally, copper has been used to fill TSVs. However, copper is prone to electro-migration and as the size of TSVs become smaller, copper resistance increases significantly, thereby reducing its potential for TSV material at nanoscales. A proposed hybrid structure is presented here in which Carbon Nanotube (CNT) bundles are grown vertically inside TSVs and encased with copper. The CNT bundles assists with increasing the strength of the hybrid structure and is likely to enhance the reliability of the package. Thermo-mechanical stress analysis and reliability evaluations is conducted to determine the effect of CNT bundles on stress distribution in the package and their impact on reliability of other critical components such as solder bumps that are used to join the silicon layers. The finite element analysis shows that addition of CNT material to the structure, even in small volume ratios tend to redistribute the stress and refocus it to inside the CNT material rather than interfaces. Interface stresses in low strength material typically cause delamination and failure in the package. Redistribution of stress is likely to enhance the reliability of the TSVs. Additional reliability analysis of the solder joints, shows that CNT additions enhances the number of cycles to failure four times. It is hypothesized that addition of CNTs decreases the local CTE mismatch between the silicon layers and assists in reducing the stress in solder bumps. This hypothesis is proven using finite element simulations.
KW - Through Silicon Vias
KW - carbon nanotubes
KW - reliability
KW - stress analysis
UR - http://www.scopus.com/inward/record.url?scp=84945299515&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84945299515&partnerID=8YFLogxK
U2 - 10.1142/S0129156415500068
DO - 10.1142/S0129156415500068
M3 - Article
SN - 0129-1564
VL - 24
JO - International Journal of High Speed Electronics and Systems
JF - International Journal of High Speed Electronics and Systems
IS - 3-4
M1 - 1550006
ER -