Novel 8-inch wafer scale process for low-cost production of back side illuminated (BSI) imaging sensors

Atul Joshi, David J. Chiaverini, Sachin Kashyap, Vishwanath Madhugiri, Robert Patti, Sangki Hong, Michael Lesser

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

An 8-inch wafer scale process was developed that provides low cost availability of back-side illuminated (BSI) imaging sensors. The process has been optimized to convert standard CMOS and CCD 6-inch or 8-inch wafers from front side illuminated (FSI) sensors to BSI sensors. The process successfully demonstrates wafer planarization, bow correction, bonding to carrier wafers, wafer thinning, re-planarization, anti-reflection coating, through silicon vias (TSVs) and back side metallization. Good wafer thinning control was obtained for a wide range of epi thicknesses varying from 4 microns to 15 microns. The thinner epi is optimized for UV and visible sensing while the thicker epi material is optimized for near-infrared (NIR) sensing. The processed wafers demonstrate backside passivation and anti-reflection (AR) coatings that optimize the QE performance in a variety of bands such as 200nm-300nm, 300nm-400nm and 400nm-900nm.

Original languageEnglish (US)
Title of host publicationImage Sensing Technologies
Subtitle of host publicationMaterials, Devices, Systems, and Applications VIII
EditorsNibir K. Dhar, Achyut K. Dutta, Sachidananda R. Babu
PublisherSPIE
ISBN (Electronic)9781510642836
DOIs
StatePublished - 2021
EventImage Sensing Technologies: Materials, Devices, Systems, and Applications VIII 2021 - Virtual, Online, United States
Duration: Apr 12 2021Apr 16 2021

Publication series

NameProceedings of SPIE - The International Society for Optical Engineering
Volume11723

Conference

ConferenceImage Sensing Technologies: Materials, Devices, Systems, and Applications VIII 2021
Country/TerritoryUnited States
CityVirtual, Online
Period4/12/214/16/21

Keywords

  • Back side illumination (BSI)
  • CCD image sensor
  • CMOS image sensor (CIS)
  • Front side illumination (FSI)
  • NIR
  • Planarization
  • Silicon wafer process
  • UV
  • Wafer bonding
  • Wafer thinning

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Novel 8-inch wafer scale process for low-cost production of back side illuminated (BSI) imaging sensors'. Together they form a unique fingerprint.

Cite this